



Department of Electrical and Computer Engineering



Hardware Verification Group: Introduction

Prof. Sofiene Tahar

Department of Electrical and Computer Engineering Concordia University Montreal, Quebec, CANADA

Concordia University

- Among top 10 Universities in Canada
- 40,000 students (undergraduate and graduate)
- 4 Faculties:
 - Arts and Science
 - Fine Arts
 - Business
 - Engineering
- Faculty of Engineering
 - 5000 students
 - 3500 Undergraduate
 - 1500 Graduate (Masters and PhD) = LARGEST in CANADA
 - 150 faculty members
 - 4 Departments
 - Electrical and Computer Engineering
 - Mechanical and Industrial Engineering
 - Civil, Building and Environment Engineering
 - Computer Science

ECE Department

- Programs:
 - Electrical Engineering (Options: VLSI, Telecom)
 - Computer Engineering (Options: Hardware, Software)
- Student Population:
 - ELEC Ugrad: 546
 - COEN Ugrad: 342
 - M.Eng.: 272
 - M.A.Sc.: 195
 - Ph.D.: 156 ⇒ TOTAL: 351
- Faculty and Staff:
 - 39 full-time faculty members
 - 12 technical and support staff
- Laboratories:
 - 34 Teaching Labs (Hall building)
 - 47 Research Labs (EV Building)

ECE Research Clusters

Systems and Control

- # faculty members: 4
- # graduate students: 36
- # laboratories: 5

Electromagnetics

- # faculty members: 3
- # graduate students: 19
- # laboratories: 6

Microdevices and Fabrication

- # faculty members: 2
- # graduate students: 16
- # laboratories: 6

• Power Electronics:

- # faculty members: 2
- # graduate students: 8
- # laboratories: 2

ECE Research Clusters

Telecommunications

- # faculty members: 11
- # graduate students: 59
- # laboratories: 7

Digital Signal Processing

- # faculty members: 8
- # graduate students: 61
- # laboratories: 6

• VLSI/Microelectronics

- # faculty members: 4
- # graduate students: 19
- # laboratories: 4
- Computer Software
 - # faculty members: 5
 - # graduate students: 26
 - # laboratories: 5

Computer Hardware

- # faculty members: 2
- # graduate students: 23
- # laboratories: 3



Design Challenges



Design Errors



Verification Gap



The situation is worsening as technology evolves

Design Verification

- Verification accounts for 60-70% of project cost (human, computing and time)
- Increasing VLSI technology and design complexity (1.7 billion transistors on chip)
- Traditional simulation limited to a tiny percentage of test cases
- Situation is most serious for safety critical applications



In HVG lab, we focus on formal verification as complement to simulation techniques

Who are we?

- Hardware Verification Group (HVG) founded in 1996 by Prof. Sofiene Tahar
- Recognized as University Research Unit in 2007
- Mission: develop Methodologies, Algorithms and Tools for Formal Verification of Hardware and Embedded Systems
- Currently composed of 25 researchers

Faculty	Postdoc	PhD	Master's
3	2	11	9

Design Methodologies



SystemC Verification

- Designs in **SystemC**
- High level modeling in UML
- Properties and Assertions in PSL
- Verification by Model Checking and ABV
- Use AsmL (Microsoft) as intermediate language
- Several applications

DSP Design Flow



DSP Verification Methodology



Tools Development



http://hvg.ece.concordia.ca/mdg/

Applications (in collaboration with Industry)

- Digital Signal Processors verification using HOL (Analog Devices).
- ATM switch verification (Nortel Networks).
- SONET Protocol verification using MDG (PMC-Sierra)
- Telecom block system verification using FormalCheck (PMC-Sierra).
- Formal Verification of IEEE FPU using HOL (Intel).
- Cryptographic protocols verification (SRI).

....

- WiMax modem verification (STMicroelectronics)
- Mobile network load and content testing (Ericsson)

Next 10 years....

System on Chip (SoC)



Open Research Projects

System-on-a-Chip Verification Verification of **Probabilistic Systems** Verification of Security Systems Verification of Analog and Mixed Signal Systems Verification of Optical Systems **Multiway Decision Graphs** Verification Applications (with industry)

HVG Laboratories (Concordia University)²²



Over \$1M (\$0.5M CFI): 4 Servers, 23 Workstations, 10 PCs, 5 Printers, ...

Research Funding





Canada Foundation for Innovation Fondation canadienne pour l'innovation





MICRONET R&D



Développement économique, Innovation et Exportation



North American



Industrial Partners



Academic Partners



HVG Stars: Behzad Akbarpour



At a Glance In Brief The Backpage

JUNE 2, 2005



VOL. 20, NO.17

Front page and table of contents Next story: Ashee Sarin wins Quebec award for great MBAs

Previous story: Oscar Venter has a passion for nature nurtured in B.C.

Current Issue

ADOUTCIR

CTR Archives

Internal Relations & Communications Home



Behzad Akbarpour's thesis could save lives

BY LINA SHOUMAROVA

Behzad Akbarpour hopes his doctoral dissertation in electrical engineering will help prevent costly and sometimes fatal errors in hardware and software systems.

"We are very much dependent on such systems for continuous operation," he said. "Unfortunately, it is no longer feasible to shut down a malfunctioning system in order to restore safety."



In case of an error, cars, airplanes, electronic commerce, telephone switching networks and computerized medical instruments can be affected. In order to prevent failure, Behzad has developed a methodology for verification of the design and functioning of digital signal processing systems.

First time in Concordia history

- 2006 Best Engineering PhD in Canada
- 2006 Best PhD in Engineering and Sciences in Quebec
- 2006 Faculty Best PhD Thesis Award
- Research Assoc. at Cambridge University, UK

HVG Stars: Amr Abdel-Hamid



After completing both his MASc and PhD in Electrical Engineering ('01-'06) at Concordia University, Amr was recruited as an Assistant Professor of Computer Engineering at West Virginia University in the USA. Amr conducts his research on security and hardware verification, with a focus on building tools needed for building new generations of "independent components" (IC).

Along with focusing on his academic success at Concordia, Amr also became actively involved in student government. He was elected president of the Engineering and Computer Science Graduate Association which enabled him to develop and hone his communication and leadership skills; as well as work with a wide network of members in the Concordia community including professors, students, and staff. Amr also found the time to enjoy the vibrant student life that Concordia has to offer in the beautiful city of Montreal.

"Concordia has an excellent electrical engineering program. The multi-disciplinary education I received shaped my future and most importantly my personality"

Amr T. Abdel-Hamid, PhD.

"Here's why I chose the Faculty of Engineering & Computer Science."

- Leading-edge teaching and research facilities
- Innovative range of multi-disciplinary programs
- Hands-on experience

- Accomplished professors and researchers
- Team-oriented learning environment
- · Outstanding student life and activities
- Educational opportunities with industrial partnerships

For admission requirements, please visit our website at: http://www.concordia.ca/



HVG Stars: Osman Hasan



First time in HVG history

- PhD Thesis ranked in 2008 First in Engineering and second in University
- Named Valedictorian for the graduating class of 2008.
- Ph.D. Thesis published as a Book by the German VDM Publisher
- Work interested NASA!!
- Assistant Professor at SEECS, NUST, Pakistan

HVG Home Page



HVG Global Visibility



http://hvg.ece.concordia.ca/



Sponsors



Conference chair

Montreal, August 2008

Sofiene Tahar, Concordia University

Program co-c

Otmane Ait Mohamed, Concordia University Cesar Munoz, NASA, Virginia, USA





ICCD 2009

OCTOBER 4 - 7 2009, Resort at Squaw Creek, Lake Tahoe, Californi XXVII IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN

Sponsorship (pending) by IEEE Computer Society, IEEE Circuits and Systems Society and IEEE Electro

CALL FOR PAPERS IMPORTANT DATES Submission: May 8 Notification: July 24 Camera-

OCTOBER 3 - 6 2010, Mövenpick Conference Center, Amsterdam, the Netherlands XXVIII IEEE International Conference On Computer Design

ICCD 2010

prehip (pending) by

IEEE Computer Society, IEEE Circuits and Systems Society and IEEE Electron Devices Society

Call for Papers Important Dates Submission May 7 (abstract) Notification July 23 Camera-Ready August 23

http://www.iccd-conference.org

The international Conference on Computer Design encompasses a wide range of topics in the research, design, and implementation of computer systerns and their components. ICCD's multi-disciplinary emphasis provides an ideal environment for developers and researchers to discuss practical and theoretical work covering system and computer architecture, verification and test, design and technology, and tools and methodologies.

The theme for the 2009 ICCD conference is:

Disruptive Computer Design -

Unprecedented economic, ecological, and social forces are impacting computer designers this year, and revolutionary, disruptive, new ideas are urgently required to respond to global, transformational changes. What will it take for you to design a low-power computing system that is ecologically-friendly, minimizes total cost of ownership, and opens new areas of application?

Submitted papers consistent with this theme are encouraged, but manuscripts describing original work on any topic from the scope of ICCD are welcome. Authors are asked to submit technical papers in accordance to the author's instructions in one of the following five conference tracks

Computer Systems: Methods, Implementations, and Applications

Advanced computer architecture for general and application-specific enhancement. System design methods for uni- and parallel processors. Design methods for homogeneous and heterogeneous multi-core processor systems and system-on-chip designs, IP and platform-based designs, HW/SW-Codesign, Modeling and performance analysis: Support for security, languages and operating systems. Smart Cards, Real-time Systems, Application-specific and embedded software optimization; Optimizing and parallelizing compiler support for multithreaded and multi-core designs; Memory system and Network system optimization

Processor Architecture. Microarchitecture design techniques for uni- and multi-core processors, instruction-level parallelism, pipelining, caching, branch prediction, multithreading, computer arithmetic; Techniques for low-power; secure, and reliable processor designs, Embedded, network, graphic, systemon-chip, application-specific and digital signal processor design; real-life design challenges case studies, tradeoffs and post-mortems.

Logic and Circuit Design. Circuits and design techniques for digital, memory, analog and mixed-signal systems. Circuits and design techniques for high performance and low power: Circuits and design techniques for robustness. under process variability and radiation; Design techniques for emerging process technologies (MEMs, scintronics, rano, guantum); Asynchronous circuits; Signal processing and arithmetic circuits, and prouts for graphic processor design.

Electronic Design Automation. High-level, logic and physical synthesis. Physical planning, design and early estimation for large circuits; Automatic analysis and optimization of timing, power and noise. Tools for multiple-clock domains, asynchronous and mixed timing methodologies; CAD support for FPGAs, ASSPs, structured ASICs, platform-based design and networks-onchip; DfM and OPC methodologies. Tools, methodologies and design strategies for emerging technologies (MEMs, spintronics, nano, quantum).

Verification and Test. Functional, transaction-level, RTL, and gate-level modeling and verification of hardware designs. Simulation-based and formal techniques for functional design verification; Dynamic simulation, equivalence checking, formal verification, model and property checking, and theorem proving, high-level design validation; hardware emulation, modeling languages, assertion-based verification, coverage-analysis, constrained-random test generation, design error debug and diagnosis; Hardware/Software validation; Fault modeling, Fault simulation and ATPG, Fault tolerance, DFT and BIST, SoC verification.

ICCD 2009 ORGANIZING CO

General Chairs

Peter-Michael Seidel, AMD, and Kee Sup K **Technical Program Chairs** Georgi Gaydadiley, TU Delft and Sofiene T **Finance Chair**

Stephan Wong, TU Delft

Publication Chairs

Suleyman Sair, INTEL and Elaheh Bozorgi

Special Sessions Chairs Srikanth Venkataraman, INTEL and Jim St

Publicity Chairs Ben Juurlink, TU Delft and Nam Sung Kim,

Local Arrangement Chair Hussain Al-Asaad, UC Devis



ICCD 2009 TRACK CHA

Computer Systems

Greg Byrd, North Carolina State University Michael Gschwind, IBM Corporation Processor Architecture Jim Bondi, Texas Instruments

Eren Kursun, IBM Corporation Logic and Circuit Design

Guy Even, Tel Aviv University

Electronic Design Automation Farzan Fallah, Envis Corporation Jorg Henkel, University of Karlsruhe

Verification and Test Sule Ozev, Arizona State University



The international Conference on Computer Design encompasses a wide range of topics in the research, design, and implementation of computer systems and their components. ICCO's multi-disciplinary emphasis provides an ideal environment for developers and researchers to discuss practical and theoretical work covering system and computer architecture, verification and test, design and technology, and tools and methodologies.

http://www.iccd-conference.com

The theme for the 2010 ICCD conference is

describing original work on any topic from the scope of ICCD are welcome. Authors are asked to submit technical papers in accordance to the author's instructions in one of the following five conference tracks:

Computer Systems: Methods, Implementations, and Applications.

Advanced computer architecture for general and application-specific enhancement: System design methods for uni- and parallel processors: Design methods for homogeneous and heterogeneous multi-core processor systems and system-on-chip designs; IP and platform-based designs; HW/SW-Codesign; Modeling and performance analysis; Support for security, languages and operating systems; Smart Cards; Real-time Systems; Application-specific and embedded software optimization: Optimizing and parallelizing compiler support for multithreaded and multi-core designs; Memory system and Network system optimization.

Processor Architecture. Microarchitecture design techniques for uni- and multi-core processors: instruction-level parallelism, pipelining, caching, branch prediction, multithreading, computer arithmetic. Techniques for low-power; secure, and reliable processor designs. Embedded, network, graphic, systemon-chip, application-specific and digital signal processor design; real-life design challenges: case studies, tradeoffs and post-mortems

Logic and Circuit Design. Circuits and design techniques for digital memory, analog and mixed-signal systems. Circuits and design techniques for high performance and low power: Circuits and design techniques for robustness under process variability and radiation; Design techniques for emerging process technologies (MEMs, spintronics, nano, quantum); Asynchronous circuits; Lars Svensson, Chairners University of Techr Signal processing and arithmetic circuits, and circuits for graphic processor design

Electronic Design Automation. High-level, logic and physical synthesis. Physical planning, design and early estimation for large circuits; Automatic analysis and optimization of timing, power and noise. Tools for multiple-clock Klaus Schneider, University of Kaiserslautem domains, asynchronous and mixed timing methodologies; CAD support for FPGAs, ASSPs, structured ASICs, platform-based design and networks-onchip; DfM and OPC methodologies; Tools, methodologies and design strategies for emerging technologies (MEMs, spintronics, nano, quantum).

> Verification and Test. Functional. transaction-level. RTL, and gate-level modeling and verification of hardware designs; Simulation-based and formal techniques for functional design verification. Dynamic simulation, equivalence checking, formal verification, model and property checking, and theorem proving: high-level design validation; hardware emulation, modeling languages, assertion-based verification, coverage-analysis, constrained-random test generation: design error debug and diagnosis: Hardware/Software validation: Fault modeling: Fault simulation and ATPG. Fault tolerance: DFT and BIST; SoC verification.

ICCD 2010 ORGANIZING COMMITTEE

General Chairs Peter-Michael Seidel, AMD

Georgi Gaydadjiev, TU Delft **Technical Program Chairs** Sofiene Tahar, Concorda University

Lars Svensson, Chaimers University Special Sessions Chairs

Sandip Kundu, University of Massachusetts Jarmo Takala, Tampere University of Technology

Finance Chairs Stephan Wong, TU Delft, and Elaheh Bozorgzadeh, UC irvine

Publication Chairs Suleyman Sair, INTEL and Zaid Al-Ars, TU Delft

Publicity Chairs

Eren Kursun, IBM and Dionisios Pnevmatikatos, ICS-Forth & TU-Crete

Local Arrangement Chairs Carlo Galuzzi, TU Delit and Ioannis Sourdis, TU Delit



ICCD 2010 TRACK CHAIRS

Computer Systems Greg Byrd, North Carolina State University

Alex Ramirez, Universitat Politecnica de Catalunya Processor Architecture Jim Bondi, Texas Instruments Ben Juurlink, TU Berlin Logic and Circuit Design Massimo Alioto, University of Siena Fabrizio Lombardi, Northeastern University **Electronic Design Automation** Andy Pimentel, University of Amsterdam Azadeh Davoodi, University of Wisconsin-Madison

Verification and Test

Sule Ozev, Arizona State University

Klaus Schneider, University of Kaiserslautern



Embedded Systems -

Submitted papers consistent with this theme are encouraged, but manuscripts

For more information please refer to: http://hvg.ece.concordia.ca/

For any further details, please send your questions and comments to: Sofiène Tahar <u>tahar@ece.concordia.ca</u>

Thanks!